



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/678,751	10/03/2000	John B. Halbert	5038-63	5518

20575 7590 04/25/2003

MARGER JOHNSON & MCCOLLOM PC
1030 SW MORRISON STREET
PORTLAND, OR 97205

EXAMINER

VITAL, PIERRE M

ART UNIT	PAPER NUMBER
----------	--------------

2188

DATE MAILED: 04/25/2003

5

Please find below and/or attached an Office communication concerning this application or proceeding.

52

Office Action Summary

Application No.

09/678,751

Applicant(s)

HALBERT ET AL.

Examiner

Pierre M. Vital

Art Unit

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 October 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☐ Claim(s) 1-5, 10-12, 14, 17-25 is/are rejected.
- 7) ☐ Claim(s) 6-9, 13, 15 and 16 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

2. The following guidelines illustrate the preferred layout for the specification of a utility application. These guidelines are suggested for the applicant's use.

Arrangement of the Specification

As provided in 37 CFR 1.77(b), the specification of a utility application should include the following sections in order. Each of the lettered items should appear in upper case, without underlining or bold type, as a section heading. If no text follows the section heading, the phrase "Not Applicable" should follow the section heading:

- (a) TITLE OF THE INVENTION.
- (b) CROSS-REFERENCE TO RELATED APPLICATIONS.
- (c) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT.
- (d) INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A COMPACT DISC (See 37 CFR 1.52(e)(5) and MPEP 608.05. Computer program listings (37 CFR 1.96(c)), "Sequence Listings" (37 CFR 1.821(c)), and tables having more than 50 pages of text are permitted to be submitted on compact discs.) or
REFERENCE TO A "MICROFICHE APPENDIX" (See MPEP § 608.05(a). "Microfiche Appendices" were accepted by the Office until March 1, 2001.)
- (e) BACKGROUND OF THE INVENTION.
 - (1) Field of the Invention.
 - (2) Description of Related Art including information disclosed under 37 CFR 1.97 and 1.98.
- (f) BRIEF SUMMARY OF THE INVENTION.
- (g) BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S).
- (h) DETAILED DESCRIPTION OF THE INVENTION.
- (i) CLAIM OR CLAIMS (commencing on a separate sheet).
- (j) ABSTRACT OF THE DISCLOSURE (commencing on a separate sheet).
- (k) SEQUENCE LISTING (See MPEP § 2424 and 37 CFR 1.821-1.825. A "Sequence Listing" is required on paper if the application discloses a nucleotide or amino acid sequence as defined in 37 CFR 1.821(a) and if

the required "Sequence Listing" is not submitted as an electronic document on compact disc).

3. The application does not contain a brief summary of the invention.

Brief Summary of the Invention: See MPEP § 608.01(d). A brief summary or general statement of the invention as set forth in 37 CFR 1.73. The summary is separate and distinct from the abstract and is directed toward the invention rather than the disclosure as a whole. The summary may point out the advantages of the invention or how it solves problems previously existent in the prior art (and preferably indicated in the Background of the Invention). In chemical cases it should point out in general terms the utility of the invention. If possible, the nature and gist of the invention or the inventive concept should be set forth. Objects of the invention should be treated briefly and only to the extent that they contribute to an understanding of the invention.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claim 20 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claim recites the limitation "where $M = N / (R \times m)$ is an integer value". It is not clear what M represents in the claim.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1-2, 4-5, 14 and 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Raynham et al. (US6,530,033) and Canfield et al (US5,825,424).

As per claims 1, Raynham discloses a memory system comprising a primary memory controller [Fig. 4A, *memory controller 421*]; a memory data bus, having an effective bit-width m , coupled to the primary memory controller [Fig. 4A, *memory data bus 427*]; and at least one memory module coupled to the memory data bus [*memory modules 424*; Fig. 4A, col. 7, lines 44-48].

However, Raynham does not specifically teach a memory module having a module data bus with an effective bit-width $N = R \times m$, where R is an integer value greater than one, the memory module comprising an interface circuit coupled between the memory data bus and the module data bus, the interface circuit capable of performing m -bit-wide data transfers on the memory data bus, the interface circuit capable of performing N -bit-wide data transfers on the module data bus as recited in the claim.

Canfield discloses a memory module having a module data bus with an effective bit-width $N = R \times m$, where R is an integer value greater than one [*internal bus is 192 bits wide which is a multiple of 96, 64, 48*; col. 6, lines 1-10], the memory module comprising an

interface circuit coupled between the memory data bus and the module data bus [memory interface 31; Fig. 12, col. 6, lines 1-2], the interface circuit capable of performing m -bit-wide data transfers on the memory data bus [external bus has bit width of 96, 64 or 48; col. 6, lines 7-10], the interface circuit capable of performing N -bit-wide data transfers on the module data bus [internal bus is 192 bits wide which is N times external bus width; col. 6, lines 15-16].

As per claims 5 and 20, Raynham discloses a memory module comprising R ranks of memory devices, where R is at least two [memory devices 422; Fig. 4A, col. 8, lines 41-47], each rank having an m -bit wide data port [memory module bus 460a-460d; Fig. 4A]; a module data port capable of exchanging data signaling over a memory data bus having an effective bit width m [col. 7, lines 49-50; col. 9, lines 1-5].

However, Raynham does not specifically teach an interface circuit coupled between the module data port and the R memory device rank data ports, the interface circuit capable of performing m -bit wide data transfers at the module data port, the interface capable of performing Rxm bit-wide data transfers with the R ranks of memory devices; and a controller capable of synchronizing the operation of the interface circuit and the memory device ranks such that a data transfer comprising R serial data transfers on the memory data bus can be completed internal to the memory module with one Rxm bit-wide data transfer with the memory device ranks as recited in the claims.

Canfield discloses an interface circuit coupled between the module data port and the R memory device rank data ports [memory interface 31; Fig. 12, col. 6, lines 1-2], the interface circuit capable of performing m -bit wide data transfers at the module data port,

Art Unit: 2188

the interface capable of performing Rxm bit-wide data transfers with the R banks of memory devices [*internal bus is 192 bits wide which is N times external bus width*; col. 6, lines 15-16]; a controller capable of synchronizing the operation of the interface circuit and the memory device ranks such that a data transfer comprising R serial data transfers on the memory data bus can be completed internal to the memory module with one Rxm bit-wide data transfer with the memory device ranks [*data is multiplexed or demultiplexed to the internal bus width*; col. 6, lines 7-22].

It would have been obvious to one of ordinary skill in the art, having the teachings of Raynham and Canfield before him at the time the invention was made, to modify the system of Raynham to include a memory module having a module data bus with an effective bit-width $N = R \times m$, where R is an integer value greater than one, the memory module comprising an interface circuit coupled between the memory data bus and the module data bus, the interface circuit capable of performing m -bit-wide data transfers on the memory data bus, the interface circuit capable of performing N -bit-wide data transfers on the module data bus and an interface circuit coupled between the module data port and the R memory device rank data ports, the interface circuit capable of performing m -bit wide data transfers at the module data port, the interface capable of performing Rxm bit-wide data transfers with the R ranks of memory devices; and a controller capable of synchronizing the operation of the interface circuit and the memory device ranks such that a data transfer comprising R serial data transfers on the memory data bus can be completed internal to the memory module with one Rxm bit-wide data

Art Unit: 2188

transfer with the memory device ranks because it would have provided better memory management and data reduction by varying the data bit width of the external memory path as a function of the memory size [col. 15, lines 29-32] as taught by Canfield.

As per claim 2, Raynham discloses a memory data bus comprising a point-to-point bus having one data bus segment connecting the primary memory controller and the first of the at least one memory modules, and one additional segment for each additional memory module, the additional segment connecting the additional memory module to the module immediately preceding it [col. 5, lines 55-64].

As per claims 4 and 22, Canfield discloses a memory data bus and a module data bus each having a clock rate, the memory data bus clocking at a rate R times the clock rate of the module bus [*internal bus clock rate is less than external bus clock rate*; col. 6, lines 29-33].

As per claim 14, Raynham discloses a module data port comprising a dual-port buffer, each port of the dual-port buffer capable of connection to another memory module in a point-to-point configuration of memory data bus segment [col. 9, lines 19-59].

As per claim 21, Canfield discloses $N = R \times m$, such that for R data segments transferred between the memory controller and the memory module, one transfer occurs between the interface circuit and the memory devices [col. 6, lines 11-20].

Art Unit: 2188

8. Claims 3, 10-12, 17-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Raynham et al. (US6,530,033) and Canfield et al (US5,825,424) and further in view of Osaka et al. (US6,034,878).

As per claim 3, the combination of Raynham and Canfield discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Raynham and Canfield does not specifically teach a memory data bus comprising a ring data bus segment connecting the last of the memory modules in the memory system back to the primary controller as recited in the claim.

Osaka discloses a memory data bus comprising a ring data bus segment connecting the last of the memory modules in the memory system back to the primary controller [*wired sequentially before being folded back to memory controller; col. 1, lines 58-62*].

As per claim 10, the combination of Raynham and Canfield discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Raynham and Canfield does not specifically teach data transfers between one of the data registers and the corresponding rank of memory devices occurs at a clock rate related to the clock rate of the memory data bus by a factor $1/R$ as recited in the claim.

Osaka discloses data transfers between one of the data registers and the corresponding rank of memory devices occurs at a clock rate related to the clock rate of the memory data bus by a factor $1/R$ [*equal propagation time, same timing; col. 2, lines 9-18*].

As per claim 11, the combination of Raynham and Canfield discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Raynham and Canfield does not specifically teach a dual-in-line memory module

comprising a printed circuit board capable of connection to the memory data bus via insertion of the circuit board into a card edge connector connected to the memory data bus as recited in the claim.

Osaka discloses a dual-in-line memory module comprising a printed circuit board capable of connection to the memory data bus via insertion of the circuit board into a card edge connector connected to the memory data bus [*memory modules 10-0...10-15 using linking connector C3; Fig. 2; col. 9, lines 50-56*].

It would have been obvious to one of ordinary skill in the art, having the teachings of Raynham and Canfield and Osaka before him at the time the invention was made, to modify the system of Raynham and Canfield to include a memory data bus comprising a ring data bus segment connecting the last of the memory modules in the memory system back to the primary controller and a dual-in-line memory module comprising a printed circuit board capable of connection to the memory data bus via insertion of the circuit board into a card edge connector connected to the memory data bus because it would have provided an improved memory controller by allowing signals propagated from the memory controller to any of the memory modules to have the same waveform and equal propagation time [col. 2, lines 11-13] as taught by Osaka.

As per claim 12, Osaka discloses one of the two ranks of memory devices arranged on each side of the circuit board and connected to the corresponding data register via a set of module data signaling lines routed on the circuit board [*signal lines*

Art Unit: 2188

from the second connector C2-1 of the first memory-module assembly unit U1 to the first connector C1-2 of the second memory-module assembly unit U2 are provided; Fig. 9, col. 17, lines 35-46].

As per claim 17, Osaka discloses data exchanges over the memory data bus comprise a data strobe signal, the module further comprising a data strobe circuit to generate data strobe signaling when transmitting data over the memory data bus [col. 10, lines 39-43].

As per claim 18, Osaka discloses the controller begins an internal sequence of interface circuit write operation in response to an externally supplied data strobe signal [col. 1, lines 46-52; col. 13, lines 39-42].

As per claim 19 Osaka discloses data exchanges between the interface circuit and the ranks of memory devices comprise a data strobe signal, the module further comprising a data strobe circuit to generate data strobe signaling when transmitting data from the interface circuit to the ranks of memory devices [col. 1, lines 46-52], the interface circuit comprising a register circuit to latch data from the ranks of memory devices based on data strobe signaling received from those devices [col. 13, lines 39-42].

Allowable Subject Matter

9. Claims 6-9, 13 and 15-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2188

10. Claims 23-25 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

11. The following is a statement of reasons for the indication of allowable subject matter: none of the prior art of record teaches or suggests:

An interface circuit comprising R m-bit wide data registers, each register capable of exchanging point-to-point data signaling with a corresponding rank of memory devices through the data port of that rank; and a multiplexer having a multiplexing ration R, coupled between the R data registers and the external port;

An interface circuit comprising two interface circuits each serving half of the module data port and half of each rank of memory devices in combination with the other elements set forth in the claimed invention.

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach interface performing variable data transfers according to memory data bus width and module data bus width and controller synchronizing the transfers.

Art Unit: 2188

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

PVV
Pierre M. Vital
April 22, 2003

Reginald G. Bragdon
REGINALD G. BRAGDON
PRIMARY EXAMINER